You are here:

A Novel Analog Integrated Circuit Design Course Covering Design, Layout, and Resulting Chip Measurement
ARTICLE

, , , , , ,

IEEE Transactions on Education Volume 53, Number 2, ISSN 0018-9359

Abstract

This work describes a novel, first-year graduate-level analog integrated circuit (IC) design course. The course teaches students analog circuit design; an external manufacturer then produces their designs in three different silicon chips. The students, working in pairs, then test these chips to verify their success. All work is completed within one semester, and the grading cycle in the most recent offering of the course extended from September 2007 to February 2008, when there were 10 students enrolled. The manufacturer's shuttle cycle is 3.5 months. Most students in the course have only a college-level electronics background. The manufacturing process is Taiwan Semiconductor Manufacturing Company's (TSMC) 0.35 micron CMOS Mixed-Signal 2P4M Polycide 3.3/5 V. The three successful chips consist of a voltage controlled oscillator, a high-performance differential amplifier, and a temperature-independent voltage reference generator. Section VI describes assessment and student feedback as well as proposed course improvement. (Contains 5 tables and 2 figures.)

Citation

Lin, W.L., Cheng, W.C., Wu, C.H., Wu, H.M., Wu, C.Y., Ho, K.H. & Chan, C.A. (2010). A Novel Analog Integrated Circuit Design Course Covering Design, Layout, and Resulting Chip Measurement. IEEE Transactions on Education, 53(2), 282-287. Retrieved November 17, 2019 from .

This record was imported from ERIC on April 19, 2013. [Original Record]

ERIC is sponsored by the Institute of Education Sciences (IES) of the U.S. Department of Education.

Copyright for this record is held by the content creator. For more details see ERIC's copyright policy.

Keywords